MacMan has posted a new DSDT editing guide for Gigabyte Socket 1366 Motherboards.
Since I posted Minimal DSDT Edits for Gigabyte Socket 1156 Motherboards I picked up a Gigabyte X58A-UD3R Rev 2.0 motherboard as part of the post tonymacx86 and I did for the CustoMac Pro 2010 project on his blog.
I started researching and testing what edits from my Socket 1156 post were or weren't needed on this board. The good news is that the majority of the edits carry over, but some are not needed. For example, we don't need to inject anything for the USB ports to be fully recognized. But there are a couple of required Socket 1366 specific edits.
To read the full article, and detailed explanations behind each edit, visit MacMan's blog.
Related Posts: New Minimal DSDT Edits for Gigabyte Socket 1156 Motherboards
For discussions on this and other topics, register today at tonymacx86.com!
6 comments:
@MacMan- So are you going to re-do all of the 1366 DSDT's in the database or do they already contain the edits?
All of the DSDTs in the database already have these edits.
I took the GA-X58A-UD3R-F5 (rev.1) dsdt-file from database and changed the part for LPCB (PX40) to get back native speedstep with AsereBLN 1.1.9 bootloader:
Device (LPCB)
{
Name (_ADR, 0x001F0000)
OperationRegion (PREV, PCI_Config, 0x08, One)
Scope (\)
{
Field (\_SB.PCI0.LPCB.PREV, ByteAcc, NoLock, Preserve)
{
REV0, 8
}
}
changed to:
Device (LPCB)
{
Name (_ADR, 0x001F0000)
Method (_DSM, 4, NotSerialized)
{
Store (Package (0x02)
{
"device-id",
Buffer (0x04)
{
0x18, 0x3A, 0x00, 0x00
}
}, Local0)
DTGP (Arg0, Arg1, Arg2, Arg3, RefOf (Local0))
Return (Local0)
}
OperationRegion (PREV, PCI_Config, 0x08, One)
Scope (\)
{
Field (\_SB.PCI0.LPCB.PREV, ByteAcc, NoLock, Preserve)
{
REV0, 8
}
}
After that my CPU-temps goes down from 48°C to 38°C (10°C cooler) in idle-mode. (with boxed cooler)
In bios I had all options on for energysaving. (C1-C7, EIST ect.)
Geekbench scores 10058 with i7 930 2.8 Ghz (default-clock-speed)
I dont know if this works for the new Chameleon RC5 beta bootloader too;
maybe it interferes with the generic speedstep of the Ch-RC5
I rearranged the part of the CPU at the beginning a bit, to shorten up the boot-time.
My DSDT starts now with:
Scope (_PR)
{
Processor (CPU0, 0x00, 0x00000410, 0x06) {}
...
...
After these steps all works perfect now!
Clairon
Nice Post ...
also works on my v2 same board...
Yeah.. and i did "upgrade" from Asus P5QL to Gigabyte X58A-UD7. Surely it's only 1 or 2 DSDT changes, if i get it booted first. No matter how and with what bootloader, i get KP. With USB (Install DVD) later and with DVD sooner.
I dont get it ????
HELP!!!DSDT for Asus Rampage III Extreme...
Post a Comment